

## ABOUT THE UNIVERSITY

Bardoli Pradesh Kelavani Mandal (BPKM) is a public trust established in 1960 to cater to the educational needs of the tribal belt of South Gujarat region. Academic programs across the disciplines of Management, Computer Science, Engineering and Technology, Bio Technology, Micro Biology, Science, Pharmacy, Commerce, Nursing, Physiotherapy, Architecture and institute of Sports were established in the campus. In 2008, the Maliba campus became full-fledged Uka Tarsadia University.

## ABOUT THE INSTITUTE

UTU has started a self-financed engineering institute named as Chhotubhai Gopalbhai Patel Institute of Technology (CGPIT) in 2009 with the view to educate and train future professionals to lead in today's competitive environment. CGPIT offers Diploma, B. Tech and M. Tech and Ph.D. programs in various disciplines.

## ABOUT THE DEPARTMENT

The department is one of the pioneering departments of the Institute. The department has highly qualified faculty members engaged in teaching and research with the aim of achieving excellence in the field of Electronics & Communication Engineering. The department

offers Under Graduate course in Electronics & Communication Engineering and Post Graduate programmes in Electronics & Communication.

## ABOUT THE PROGRAM

VHDL (VHSIC Hardware Description Language) is a versatile and powerful hardware description language which is used for modeling electronic systems at different levels of design abstraction. It can be used to design the lowest level (gate level) to the highest level of a digital system. This language follows a set of rules and allows the designer to use varied design methods to provide different perspectives to the digital system.

## CHIEF PATRON

Dr. D. R. Shah, Provost, UTU

## PATRON:

Dr. N. C. Shah, Director CGPIT

## CONVENOR:

Prof. Rakesh Gajre, Head of EC/EE CGPIT

## PROGRAMME COORDINATORS:

Prof. Krupa Dave

Prof. Nita Patil

Prof. Manish Nakrani

Prof. Tarun Lad

## One Day Workshop

on

## “VHDL for Beginners”

1<sup>st</sup> Nov, 2017

Sponsored by

**Uka Tarsadia University, Maliba Campus,  
Gopal Vidhyanagar, Bardoli, Surat**



**Organized By**

**Department of Electronics &  
Communication Engineering  
C. G. Patel Institute  
Of Technology**

**Uka Tarsadia University  
Bardoli-Mahuva Road, Dist-Tarsadi  
Surat-394350**



## REGISTRATION & GENERAL INFORMATION

Applications for the participation in the 'course' Should reach in the attached format via regular mail at the following address:

Prof. Krupa Dave

Prof. Nita Patil

Prof. Manish Nakrani

Prof. Tarun Lad

Programme coordinators,

Electronics & Communication Engineering Dept.

C. G. Patel Institute of Technology, UTU, Bardoli, Surat, Gujarat, India, 394340.

The breakfast and Lunch will be provided to the participants. Limited seats are available in this course. The participants would not be paid TA & DA.

## ADDRESS FOR COMMUNICATIONS:

Prof. Krupa Dave,

Prof. Nita Patil,

Prof. Manish Nakrani,

Prof. Tarun Lad

Programme coordinators,

Electronics & Communication Engineering,

C. G. Patel, Institute of Technology, UTU, Bardoli, Surat, Gujarat, India, 394340.

Mo: +91 9099919297&+91 9913549678

E-mail: [krupa.dave@utu.ac.in](mailto:krupa.dave@utu.ac.in)

[nita.patil@utu.ac.in](mailto:nita.patil@utu.ac.in)

[manish.nakrani@utu.ac.in](mailto:manish.nakrani@utu.ac.in)

[tarun.lad@utu.ac.in](mailto:tarun.lad@utu.ac.in)

## WORKSHOP PROGRAM THEMES

- Introduces VHDL concepts and constructs
- Use of VHDL design units which include entities, architectures, packages and configurations.
- Describes VHDL applications to design digital hardware.
- Describe VHDL design description with component declarations and instantiations.
- Describes the concept of abstraction.
- Explains VHDL syntax and coding styles.

## TRAINER DETAILS

- Prof. Manish Nakrani, Assistant Professor of Department of EC Engineering, CGPIT, UTU.
- Prof. Tarun Lad, Assistant Professor of Department of EC Engineering, CGPIT, UTU.

## WHO CAN APPLY?

- Faculty members
- Research Scholars and students.

## COURSE FEE

- Students/ Research scholars Rs. 100/-
- Institute/ College Teachers Rs. 150/-

## APPLICATION FORM

### One Day Workshop on “VHDL for Beginners” 1<sup>st</sup> Nov, 2017

Name and Address of the applicant:

\_\_\_\_\_

College: \_\_\_\_\_

Gender: M/F \_\_\_\_\_

Qualification: \_\_\_\_\_

Designation: \_\_\_\_\_

Mobile: \_\_\_\_\_

Email: \_\_\_\_\_

Accommodation required? Yes/No: \_\_\_\_\_

Address of Sponsoring Authority:

\_\_\_\_\_

PAYMENT DETAILS (In CASH only):

Date: \_\_\_\_\_

Rs. \_\_\_\_\_

Signature of the Applicant

The applicant will be permitted to participate in the above program if selected.

Signature of Head of the Institution with Seal